



CYPRESS  
P E R F O R M

CY7C1019BN

128K x 8 Static RAM

## Features

- High speed
  - $t_{AA} = 12, 15 \text{ ns}$
- CMOS for optimum speed/power
- Center power/ground pinout
- Automatic power-down when deselected
- Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  options
- Functionally equivalent to CY7C1019

## Functional Description

The CY7C1019BN is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW Chip Enable (CE), an active LOW Output Enable (OE), and three-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected.


Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins ( $\text{I/O}_0$  through  $\text{I/O}_7$ ) is then written into the location specified on the address pins ( $A_0$  through  $A_{16}$ ).

Reading from the device is accomplished by taking Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins ( $\text{I/O}_0$  through  $\text{I/O}_7$ ) are placed in a high-impedance state when the device is deselected ( $\text{CE}$  HIGH), the outputs are disabled ( $\overline{\text{OE}}$  HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1019BN is available in standard 32-pin TSOP Type II and 400-mil-wide SOJ packages.

## Logic Block Diagram



## Pin Configurations

### SOJ / TSOPII

#### Top View

$A_0$	1	32	$A_{16}$
$A_1$	2	31	$A_{15}$
$A_2$	3	30	$A_{14}$
$A_3$	4	29	$A_{13}$
$\overline{\text{CE}}$	5	28	$\overline{\text{OE}}$
$\text{I/O}_0$	6	27	$\text{I/O}_7$
$\text{I/O}_1$	7	26	$\text{I/O}_6$
$V_{CC}$	8	25	$V_{SS}$
$V_{SS}$	9	24	$V_{CC}$
$\text{I/O}_2$	10	23	$\text{I/O}_5$
$\text{I/O}_3$	11	22	$\text{I/O}_4$
$\overline{\text{WE}}$	12	21	$A_{12}$
$A_4$	13	20	$A_{11}$
$A_5$	14	19	$A_{10}$
$A_6$	15	18	$A_9$
$A_7$	16	17	$A_8$

## Selection Guide

	<b>7C1019BN-12</b>	<b>7C1019BN-15</b>	<b>Unit</b>
Maximum Access Time	12	15	ns
Maximum Operating Current	140	130	mA
Maximum Standby Current	10	10	mA
L	1	1	mA

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature ..... -65°C to +150°C

Ambient Temperature with Power Applied ..... -55°C to +125°C

Supply Voltage on V<sub>CC</sub> to Relative GND<sup>[1]</sup> .... -0.5V to +7.0V

DC Voltage Applied to Outputs in High Z State<sup>[1]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V

DC Input Voltage<sup>[1]</sup> ..... -0.5V to V<sub>CC</sub> + 0.5V

Current into Outputs (LOW)..... 20 mA

Static Discharge Voltage..... >2001V  
(per MIL-STD-883, Method 3015)

Latch-Up Current ..... >200 mA

## Operating Range

<b>Range</b>	<b>Ambient Temperature<sup>[2]</sup></b>	<b>V<sub>CC</sub></b>
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%

## Electrical Characteristics Over the Operating Range

<b>Parameter</b>	<b>Description</b>	<b>Test Conditions</b>	<b>-12</b>		<b>-15</b>		<b>Unit</b>
			<b>Min.</b>	<b>Max.</b>	<b>Min.</b>	<b>Max.</b>	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2	V <sub>CC</sub> + 0.3	2.2	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1	+1	-1	+1	µA
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub> , Output Disabled	-5	+5	-5	+5	µA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>		140		130	mA
I <sub>SB1</sub>	Automatic CE Power-Down Current —TTL Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>IH</sub> V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>		40		40	mA
			L	20		20	
I <sub>SB2</sub>	Automatic CE Power-Down Current —CMOS Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>CC</sub> - 0.3V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V, or V <sub>IN</sub> ≤ 0.3V, f = 0		10		10	mA
			L	1		1	

## Capacitance<sup>[3]</sup>

<b>Parameter</b>	<b>Description</b>	<b>Test Conditions</b>	<b>Max.</b>	<b>Unit</b>
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 5.0V	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF


### Notes:

1. V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.


2. T<sub>A</sub> is the "Instant On" case temperature.

3. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms



Equivalent to: THÉVENIN EQUIVALENT



## Switching Characteristics<sup>[4]</sup> Over the Operating Range


Parameter	Description	-12		-15		Unit
		Min.	Max.	Min.	Max.	
<b>Read Cycle</b>						
t <sub>RC</sub>	Read Cycle Time	12		15		ns
t <sub>AA</sub>	Address to Data Valid		12		15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12		15	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6		7	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[5, 6]</sup>		6		7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[5, 6]</sup>		6		7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		12		15	ns
<b>Write Cycle<sup>[7, 8]</sup></b>						
t <sub>WC</sub>	Write Cycle Time	12		15		ns
t <sub>SCE</sub>	CE LOW to Write End	9		10		ns
t <sub>AW</sub>	Address Set-Up to Write End	8		10		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	8		10		ns
t <sub>SD</sub>	Data Set-Up to Write End	6		8		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[5, 6]</sup>		6		7	ns



### Notes:

4. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
5. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.
6. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
7. The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
8. The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.

**Data Retention Characteristics** Over the Operating Range (L Version Only)

Parameter	Description	Conditions	Min.	Max.	Unit
$V_{DR}$	$V_{CC}$ for Data Retention	No input may exceed $V_{CC} + 0.5V$	2.0		V
$I_{CCDR}$	Data Retention Current	$V_{CC} = V_{DR} = 2.0V$ , $\overline{CE} \geq V_{CC} - 0.3V$ , $V_{IN} \geq V_{CC} - 0.3V$ or $V_{IN} \leq 0.3V$		300	$\mu A$
$t_{CDR}^{[3]}$	Chip Deselect to Data Retention Time		0		ns
$t_R$	Operation Recovery Time		200		$\mu s$


**Data Retention Waveform**

**Switching Waveforms**

 Read Cycle No. 1<sup>[9, 10]</sup>

 Read Cycle No. 2 ( $\overline{OE}$  Controlled)<sup>[10, 11]</sup>

**Notes:**


9. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ .
10.  $\overline{WE}$  is HIGH for read cycle.
11. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.

## Switching Waveforms (continued)

### Write Cycle No. 1 ( $\overline{\text{CE}}$ Controlled)<sup>[12, 13]</sup>




### Write Cycle No. 2 ( $\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ HIGH During Write)<sup>[12, 13]</sup>



#### Notes:

12. Data I/O is high impedance if  $\overline{\text{OE}} = V_{IH}$ .
13. If  $\overline{\text{CE}}$  goes HIGH simultaneously with  $\overline{\text{WE}}$  going HIGH, the output remains in a high-impedance state.
14. During this period the I/Os are in the output state and input signals should not be applied.

**Switching Waveforms (continued)**

 Write Cycle No. 3 ( $\overline{\text{WE}}$  Controlled,  $\overline{\text{OE}}$  LOW)<sup>[13]</sup>

**Truth Table**

$\overline{\text{CE}}$	$\overline{\text{OE}}$	$\overline{\text{WE}}$	I/O <sub>0</sub> -I/O <sub>7</sub>	Mode	Power
H	X	X	High Z	Power-Down	Standby ( $I_{SB}$ )
L	L	H	Data Out	Read	Active ( $I_{CC}$ )
L	X	L	Data In	Write	Active ( $I_{CC}$ )
L	H	H	High Z	Selected, Outputs Disabled	Active ( $I_{CC}$ )


**Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
12	CY7C1019BN-12VC	51-85033	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019BN-12ZC	51-85095	32-Lead TSOP Type II	
	CY7C1019BN-12ZXC	51-85095	32-Lead TSOP Type II (Pb-free)	
15	CY7C1019BN-15VC	51-85033	32-Lead 400-Mil Molded SOJ	Commercial
	CY7C1019BN-15ZXC	51-85095	32-Lead TSOP Type II (Pb-free)	


Please contact local sales representative regarding availability of these parts

## Package Diagrams

**32-pin (400-mil) Molded SOJ (51-85033)**



**32-pin TSOP II (51-85095)**



All product or company names mentioned in this document may be the trademarks of their respective holders.

**Document History Page**

Document Title: CY7C1019BN 128K x 8 Static RAM Document Number: 001-06425				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	423847	See ECN	NXR	New Data Sheet